A 6b 1.4GS/s 11.9mW 0.11mm 65nm CMOS DAC With a 2-D INL Bounded Switching Scheme
نویسندگان
چکیده
This work describes a 6b 1.4GS/s 65nm CMOS DAC based on a current cell matrix with a 2-D INL bounded switching scheme. The proposed switching scheme reduces current matching errors in both row and column lines with a simple rowcolumn decoder. The proposed area-efficient deglitching circuit minimizes the timing error of each current cell and reduces the required number of transistors by 40% compared to the conventional master-slave deglitching circuits. The prototype DAC with an active die area of 0.11mm shows an SFDR of 40.8dB and consumes 11.9mW at 1.0V and 1.4GS/s. KeywordsDAC, CMOS, 2-D INL bounded switching, masterslave deglitching
منابع مشابه
10-bit segmented current steering DAC in 90nm CMOS technology
This special project presents a 10-Bit 1Gs/s 1.2V/3.3V Digital-to-Analog Converter using1 Poly 9 Metal SAED 90-nm CMOS Technology intended for mixed-signal and power IC applications. To achieve maximum performance with minimum area, the DAC has been implemented in 6+4 Segmentation. The simulation results show a static performance of ±0.56 LSB INL and ±0.79 LSB DNL with a total layout chip area ...
متن کاملSwitching fuzzy modelling and control scheme using T-S fuzzy systems with nonlinear consequent parts
This paper extends the idea of switching T-S fuzzy systems with linear consequent parts to nonlinear ones. Each nonlinear subsystem is exactly represented by a T-S fuzzy system with Lure’ type consequent parts, which allows to model and control wider classes of switching systems and also reduce the computation burden of control synthesis. With the use of a switching fuzzy Lyapunov function, the...
متن کاملA 12b 180MS/s 0.068mm2 Pipelined-SAR ADC with Merged-residue DAC for Noise Reduction
This paper presents a 12b 180 MS/s partial-interleaving Pipelined-SAR analog-to-digital converter (ADC). The 1st-stage is implemented with a 2b/cycle SAR ADC for high speed, where we propose a merged-residue-DAC technique to improve the noise performance. The capacitor pre-charging in conventional 2b/cycle operation wastes settling time and switching energy, while with this design approach the ...
متن کاملAn On-Chip DNL Estimation Technique and Reconfiguration for Improved Linearity in Current Steering Digital to Analog Converters
This paper proposes a reconfigurable current steering digital to analog converter (DAC). The differential non-linearity error (DNL) of the DAC is estimated on-chip. This is used to reconfigure the switching sequence to get a lower integral nonlinearity error (INL). A 10 bit segmented DAC along with the associated circuits for DNL estimation was designed and fabricated using 0.35μm CMOS technolo...
متن کاملA 0 . 8 ps - LSB , 10 - bit , 0 . 018 mm 2 Time - to - Digital Converter
A time-to-digital converter, using a charge pump to translate time interval into charge and a SAR-ADC quantizing the charge, can achieve sub-picosecond resolution. To improve the linearity and area occupation, we propose a sampling method and a layout pattern for the capacitive DAC in the SAR-ADC. The prototype chip was fabricated in 65nm CMOS. The measured DNL and INL are -0.6/0.8 ps and -2.56...
متن کامل